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Miniaturization and cost have driven CMOS technologies as attractive candidates for the design of RF integrated circuits. Furthermore, the scaling of these technologies down to the nanometric regime has pushed their frequencies of operation well into the millimeter-wave region. Currently, CMOS coexists with other highperformance technologies, like SiGe, providing the RF designer with a wide catalog of alternatives for the optimal system design considering a variety of aspects like size, cost, power consumption, performance, etc.
One the most important challenges of RF design is the lack of good simulation and modeling tools that can combine the electrical characteristics of the different devices (active and passive) with their electromagnetic properties when operating at GHz frequencies. The development of new simulation methodologies and mathematical modeling for RFIC are crucial aspects for designing RF circuits that fulfill the requirements of the communication standards and effectively reduce the design time.
In this scenario, the aim of this special issue is to provide researchers in the area with a unique framework where the progress in different aspects of RF integrated circuit design are presented. We sincerely think that this objective has been achieved, with 16 papers covering important topics in the fields of design methodologies and design techniques.
The first paper, by R. Liu, L. Pileggi and J.A. Weldon, presents a wideband harmonic rejection RF receiver that uses a design and calibration method called extended statistical element selection to achieve best-in-class 2nd to 6th order harmonic rejection ratio (HRR).
A detailed study of the impact of technology scaling on the tuning range and phase noise of mm-wave CMOS LCVCOs is presented by S. Elabd and W. Khalil, where CMOS process nodes from 130nm to 45nm have been studied.
The paper "Layout-Aware Design Methodology for a 75 GHz Power Amplifier in a 55nm SiGe Technology" by D. del Río et al. introduces a method to design mm-wave Power Amplifiers by modeling the electromagnetic behavior of all the passive structures and the layout interconnections using a 3D-EM solver. This is a very important topic in RF design that is also considered by the paper presented by F. Eshghabadi et al. where the die-level electromagnetic interaction between components and parasitic interconnection extraction are evaluated and compared with the measurement results of a 130nm RF CMOS low-noise amplifier (LNA). The aim of this work is to achieve first-pass silicon fabrication success to avoid costly and time-consuming additional fabrications.
R. Fiorelli and E. Peralias present the theory, method of extraction and validation of a simple but accurate semiempirical RF MOS transistor model for CMOS 65nm technologies that uses as fundamental variable the MOS transistor transconductance to current drain ratio.
A hybrid methodology for the evaluation of the sensitivity of integrated inductors against technological/geometrical parameter variations is proposed by A. Sallem, P.Pereira, MH. Fino and M. Fakhfakh. The results are then used in an optimization-based design environment to guarantee that obtained solutions are robust against parameter variations. R. Póvoa, I. Bastos, N. Lourenço and N. Horta present the automatic synthesis of RF front-end blocks using multiobjective evolutionary techniques. The sizing of the three circuits is carried out by AIDA (Analog IC Design Automation), a multi-objective multi-constraint simulator based automatic IC design tool, which optimizes analog circuits through the usage of evolutionary computation.
A new method for computing the amplitude and frequency of differential ring oscillators (ROs) is proposed by H. Ghonoodi, H.M. Naimi and M. Gholami in "Analysis of Frequency and Amplitude in CMOS Differential Ring Oscillators". J. Casoleira, L.B. Oliveira and I.M. Filanovsky investigate the capacitive coupling in quadrature RC-oscillators. The results show an improvement in phase noise with a marginal increase in power requirements. The theory is validated by measurements on a 2.4GHz circuit prototype fabricated in a 130nm CMOS technology.
